

# Programming Speed in Ovonic Unified Memory.

Sergey Kostylev (skostylev@ovonyx.com), Tyler Lowrey\*(tlowrey@ovonyx.com), Wally Czubatj (wczubatj@ovonyx.com)

Ovonyx Technologies, Inc. and \*Ovonyx, Inc. 2956 Waterview Drive, Rochester Hills, Michigan, USA

## ABSTRACT


Ovonic Unified Memory (OUM) is based on materials in which the phase change (PC) occurs by the application of an electrical signal. In principle OUM devices should be able to replace all electrical memories including those with very strict limitation to the time of programming. Chalcogenide materials used in OUM devices present no fundamental limitations with respect to speed (sub nanoseconds) and to scaling (down to 50 Angstroms) and approaches have been reported to reduce programming currents to acceptable range without sacrificing the memory endurance cycle-life. The aim of this investigation is to find factors affecting programming time and involves studies of the influence of: programming current levels, phase change alloy composition and its thickness, electrode contact materials, device geometry, and temperature. Specific methods of characterizing programming speed will be described for both programming to the set (crystallization or ordering) and reset (amorphization or vitrification) states. It will be shown that programming speed to set or to reset a device is determined mainly by only one of electrical contacts: set speed is not as affected by the cathode contact but depends more strongly on the anode contact and that the reset speed could be changed dramatically with cathode contact (material and geometry) but is not as sensitive to the anode contact.

**Key words:** phase-change, set-reset speed, crystallizing-amorphizing

## 1. INTRODUCTION

Phase change technology, which was invented and continuously upgraded by Stan Ovshinsky, is rapidly entering the commercialization phase for non-volatile electric memory [1,2]. Efforts by many groups have accelerated this process [3-8]. It is conductivity and not reflectivity that is of the main importance in phase change alloy composition choice for OUM. Thus the alloy spectrum for OUM is much wider than for optical PC devices [9].

OUM PC technology is based on phase transformations in semiconductor media with bulk negative differential conductivity of S-type (S-NDC) where high-current density filaments appear and switching the material to a highly conducting state is observed [10]. It is a commonly accepted point of view that the filament in OUM device is well formed and that its dynamic resistance is close to 0. Thus any deviations from zero measured on a device's IV ( $dV/dI$  at the programming currents range) are due to the total sum of all resistors in series between the probes, including contact resistance



**Fig.1 RIVs of typical OUM device for a break-down layer (BDL) device with 225 alloy and Carbon contacts.**

With known contact material resistivity and device geometry,  $dV/dI$  often coincides with calculated values of the contact resistance and its value doesn't depend on chalcogenide (GST) thickness and temperature. Some variations that do occur can be lumped into an interface resistivity change.

Fig.1 shows typical resistance-current and current-voltage characteristics (RIVs) of an OUM device at different temperatures. These devices are of the "break-down type" which we described previously [11]. We use the data presented for introductory purposes and to establish some definitions. The current value corresponding to the reset resistance ( $R_{rs}$ ) saturation (red line) is  $I_{rs,sat}$ , and the value of resistance at the RI curve minima (dashed line) shows the set resistance ( $R_{set}$ ) which is a low electrical field measurement of the sum all of the resistors between the probes:  $R_{set}$  and the contact resistance,  $dV/dI$ . We define  $R_{chalc,min}$  as  $R_{set,min} - dV/dI$ , where  $dV/dI$  is measured from the slope of the I-V curve from about 50 to 100% of the reset current (due to possible non-linearity).


In optical memory the programming energy is delivered directly to the phase change media through its surface by a laser beam. In electrical memory devices it is delivered by an electrical signal through metallic or semi-metallic contacts [12,13,15]. S-NDC enhances the role of inhomogeneities [15,16]. The rest of this paper describes the relationship between these parameters and programming speed.

## 2. EXPERIMENTS

Four different type devices were used in the following experiments. The structure of the legacy ECD breakdown type and the offset pore type were reported previously [4]. In addition, we also report on data from more recent Ovonyx processed devices made by e-beam lithography and with break-down layers.

### Measurement Method for RESET SPEED

We typically measure reset speed by applying optimized SET pulses and vary the width of optimized RESET pulses as shown in Figure 2a. The optimized amplitudes are obtained from RIVs measured on similar devices. The data are collected by varying the reset pulse width (10ns - 500ns) with its amplitude as a parameter. The low field device resistance is measured with a small DC bias after each pulse. Finally, RESET SPEED is defined as a ratio of  $I_{reset}$  at which  $R_{rst}$  on  $R_{rst}$  vs.  $W_{reset}$  falls below 20ns to  $I_{rs,sat}$  from Fig.2b. In other words, we define reset speed as the ratio of  $I_{rs}$  at which  $R_{rs}$  vs.  $W_{rs}$  crosses the demarcation line  $W_{rs}=20ns$  to  $I_{rs,sat}$  (Fig.1). The lower this number, the faster is the reset speed.




**Fig.2 a) Reset speed test scheme. Fixed are: set pulse (width and amplitude) and reset pulse amplitude, b) Example of  $R_{rst}$  vs. reset pulse width with different reset amplitude.**

### Universal Measurement Method for SET SPEED

We describe the SET SPEED method schematically in Figure 3a. A fixed reset amplitude and pulse width is applied with a fixed amplitude and increasing SET PULSE width. Since the device starts out SET, the target value for a set resistance,  $R_{set,target}$ , is reached almost immediately. Next the RESET amplitude is increased (RESET pulse width remains fixed through out the test) and it takes wider and wider set pulses to SET the device because it is being reset more and more. The target SET resistance is determined as:  $R_{set,target} = 10^{\log(R_{set}) + [\log(R_{rs}/R_{set})]/6}$ . The SET-PW required to set below the  $R_{set,target}$  is plotted vs.  $I_{rs}$  together with the RI curve and is shown in Figure 5b. Saturated values of  $R_{rst}$  are determined from the device RIVs, and thus  $I_{rst,sat}$  and  $I_{rs,sat} + 20\%$  "over-reset" are determined.

**Fig.3 Set speed test scheme (a) and example of raw data (b)**




### 3. RESULTS and DISCUSSION

We now present results of an experimental study of phase change kinetics from amorphous to crystalline transitions for various GeSbTe film thicknesses, ranging from 13 to 100 nm. First we show that the reset resistance of a pore device can be calculated from the geometry presented by an up side down cone with truncated top. Its resistance is given by:

$R = (\rho \cdot d) / (\pi \cdot r \cdot (r + d / \tan \alpha))$ , where  $r$  is the radius of bottom contact,  $d$  is the GST thickness and  $\alpha$  is related to spreading and is taken to be  $45^\circ$ .

Fig.4 a, shows experimental data and the scaling of  $R_{reset,sat}$  with GST thickness. As can be seen,  $R_{rst,sat}$  fits the above expression with a pore diameter of  $2r = 2000$  Angstrom. Scaling of the threshold voltage of switching of reset devices with GST thickness [14] also verified that the whole thickness of the device was involved in the phase transition. On the other hand, set resistance after subtraction of  $dV/dI$  doesn't scale with thickness of GST. This suggests the presence of higher low-field resistivity layer independent on GST thickness.




**Fig.4** Calculated and experimental  $R_{rs,sat}$  and  $R_{set} - dV/dI$  vs. GST thickness

We now turn to the “time to crystallize,” as defined by the set pulse width needed to set the device to a target level from a given starting RESET resistance, which is shown in Fig.5. Starting with a nearly SET device the required set pulse width rises almost exponentially:  $W_{set} = W_{set,min}.exp(GR_{rs})$ , (where  $G$  is characteristic conductance) with some intermediate saturation and finally vertically at seemingly the same  $R_{rs}$ . The rise in SET pulse width is seen when the remaining volume fraction of crystallites in the device decreases. We believe the vertical rise in pulse width appears at reset resistance corresponding to the loss of nuclei, e.g. no remaining crystallites.






**Polarity.** With very weak or no interface resistance, a small crystalline filament would be enough to shunt the device and  $R_{set}$  should scale with GST thickness. The positive contact interface area could be changed in asymmetrical devices by changing polarity of programming and read voltage by swapping probes. Indeed numerous examples on C-C BDL devices and direct contact devices show that changing the polarity almost immediately (after the first reset event) brings a significant change in  $R_{set}$  value. We believe this is due to an effective change of interface area (due to device asymmetry).



**Fig.8. Positive and negative polarity RIs of wired BDL device with C-C contacts**

**Temperature dependence of programming speed**

The reset resistance varies with temperature because carrier generation in the GST is an activated process. Therefore, when we look at Figure 9a we see different starting reset levels. As the pulse width to SET is increased at each temperature, each of the curves drops down to the SET level. The SET speed, defined as the pulse width needed to reach a certain resistance level, decreases with temperature – the device becomes faster.



**Fig. 9 a) SET speed vs temperature and b) RESET pulse width dependence in a temperature range 10 – 90°C for a BDL device with C-C contacts and incorporating 225 alloy.**

$R_{set}$  -  $dV/dI$ ,  $I_{set}$ , and  $I_{rs}$  are practically independent on temperature. Increasing of programmed resistance is accompanied with a continuous rise in activation energy;

Set pulse width decreases with increasing T with activation energy ranging from 0.05 to 0.3 eV (Fig. 9a)


For C-C contact devices Reset pulse width is independent on T in a range 20nsec – 10msec (Fig. 9b)

**Forming of C-C contacts**

For completeness, we add data to show that carbon contacts are quite unique as electrode materials. The uniqueness is based on FORMING, or the change of CARBON from a relatively resistive material to a highly conducting one, but only in

the vicinity of the contact region. Joule heating by passing current through a C-SiNx-C stack causes the change. The SiNx acts as a break-down layer which localizes the device operation to the vicinity of the break-down. Figure 10 shows that as current passes through the device, it becomes more and more conductive and that the change is permanent. Starting at 1e6 ohms, a breakdown occurs at 2mA (about 3v) and the device changes to 1e4 ohms. Further increase in current cause the devices to drop to 1e3 and finally to 100 ohms. Annealing these devices at 350C for 72hrs (Table 2) results in no further changes. Also annealing virgin devices at low temperatures of 350C does not cause them to be as conductive. We thus conclude that we have FORMED the carbon in the vicinity of the break-down region where programming temperatures reach 650-700C. This provides the benefit of isotropic heat conduction, much higher normal to the surface than lateral, helping to effectively thermally isolate the device. This experiment suggests that Carbon contacts ONLY change resistance along the current path and stay more resistive both electrically and thermally away from the current path. Thus lateral heat losses through contact thickness are minimized and we believe this is what makes the difference between C-C BDL devices and TiAlN bottom contact lateral devices. Note that reset speed improves (faster) if bottom contact uses TiAlN with higher resistivity.

**Fig. 10 Electrical forming of C-SiNx-C cell**



Virgin resistance. Wafer A2 (C-SiNx-C)	Resistance after application of electrical pulses	Resistance of the same devices after annealing at 350 C for 72 hours (slow cooling)
1.96e6.	444	511
1.25e6	3.46e4	3.42e4
8.15e5	1.5e4	1.4e4
1.56e6	210	289
2.7e6	814	886
1.7e6	Left virgin	1.3e5
1.2e6	Left virgin	9.1e4
1.4e6	Left virgin	9.4e4
9,6e5	Left virgin	8.5e4

#### 4. Conclusions

Rrst scales with GST thickness but Rset minus dV/dI doesn't. Rset-dV/dI is interface resistance at low field. The PC alloy crystalline regions are ONLY a virtual contact to the top electrode interface. Wset is not just a crystallization time but also a time for the crystalline region to reach a certain volume and make wider contact to the electrode interface to meet Rset,target criteria. This interface is located at the top contact of the device and when we make it weaker (less resistive) with top contact or alloy material we increase the set speed. Polarity experiments also show the location of interface resistance. Reset speed is defined mostly by lateral heat losses through the bottom contact and adjacent GST as shown by experiments with lateral conductive contact device and with lower resistivity material. OUM devices could be programmed with higher set speed if the interface resistance is reduced (less resistive) either by choosing "Ohmic" top contact or using lower resistivity memory alloy. Both should sustain multiple thermal cycling without oxidation or morphology changes. Higher reset speed of OUM devices is possible when lateral heat losses of a bottom contact and a chalcogenide material adjacent to bottom contact are minimized. A very useful property of amorphous carbon is its ability to undergo an unidirectional change of resistivity only along the current path. This makes Carbon desirable for bottom electrode contacts. Top electrode contact material should be chosen based on the conductivity of a memory alloy adjacent to it to minimize low-field interface resistance.

#### REFERENCES

1. S.R.Ovshinsky, "Reversible electrical switching phenomena in disordered structures", Phys.Rev.Lett. 21 (1968) 1450;
2. H.Fritzsche, "Why are chalcogenide glasses the material of choice for Ovonic switching devices", J.Phys.Chem.Solids, 68 (2007), 878.

3. S.Lai and T.Lowrey, "OUM-a 180nm nonvolatile memory cell element for stand alone and embedded applications", IEDM (2001);
4. J.Maimon et al. 'Chalcogenide based non-volatile memory technology", NVMTS, (2000)
5. T.Lowrey, et al., "Characteristics of OUM phase-change materials and devices for high-density nonvolatile commodity and embedded memory applications", MRS Symp. Proc. 803 (2004) 101;
6. R.Bez and G.Atwood, "Chalcogenide Phase change memory: scalable NVM for the next decade?", IEEE NVSMW(2006) 11;
7. S.Hudgens, "OUM nonvolatile semiconductor memory technology overview", MRS Symp. Proc. 918 (2006);
8. F.Pellizer et al., "A 90nm phase change memory technology for stand alone non-volatile memory applications", VLSI, (2006)
9. A. V.Kolobov, P.Fons, J.Tominaga, "Re-writable DVDs: what makes phase-change materials work the way they do", E\*PCOS (2006)
10. B.K.Ridley, "Specific negative resistance in solids", Proc.Phys.Soc. 82 (1963) 954;
11. W.Czubatyj, T.Lowrey and S.Kostylev, "Current reduction in Ovonic memory devices", E\*PCOS, (2006)
12. I.V.Karpov and S.A.Kostylev, "Set to reset programming in phase change memories", IEEE EDL, 27,(2006),808
13. C.W. Jeong et al., "Heater electrode engineering and analysis of series resistance in phase change memory", ICMTD (2007)
14. S.Kostylev, W.Czubatyj, "Ovshinsky effect in multiphase media with S-NDC", Physics and applications of disordered materials, (2002), 305
15. S.Kostylev and V.Shkut, "Electronic switching in amorphous semiconductors", Naukova Dumka, Kyiv, (1978) 203p;
16. S. Kostylev, I.Kodzhespirova and V.Shkut, "Switching due to local appearance of an S-type negative differential resistance", Sov.Phys.Semicond. 25 (1991), 1315.



## **Biographies**

**Wally Czubatj**, Director of Engineering – Ovonix Technologies, Inc.

Wally Czubatj was born in Germany in 1946. He got his PhD in Electrical Engineering from Wayne State University in 1977 and started his professional career at Energy Conversion Devices. As a research scientist, he pursued his interests in thin films, photovoltaics and chalcogenides with emphasis on microelectronic devices. After several years as a research scientist he became the program manager and then the director of the microelectronics group, where he was able to pursue novel device development. In the mid to late 80s, his interests changed from amorphous silicon for solar cell and display applications to chalcogenides for microelectronic applications in the switching and memory areas. His 1989 proposal to investigate devices based on new congruent crystallizing chalcogenide materials for radiation hard non-volatile memory applications renewed interest in the electronic chalcogenide memory program where he has worked ever since. During the 1990's he led the effort at ECD to reduce the programming current in chalcogenide based memory devices and in 1999 he joined Ovonix Inc. to pursue commercialization of these devices. At OTI he continues to research memory devices and materials as well as work toward development and commercialization of non-volatile memory products. He currently has 22 issued patents, 7 applied for and others pending.

**Tyler Lowrey**, President, Chief Executive Officer and Director – Ovonix, Inc.

Mr. Lowrey has overall responsibility for the Company and its projects, alliances, outside investors, investments and day-to-day operations. The Company is chartered with commercializing chalcogenide phase-change nonvolatile memory devices that the Company calls Ovonic Unified Memory (“OUM”). He is the inventor/co-inventor of more than 100 U.S. patents related to semiconductor memories and more than 30 OUM-related patent disclosures. Mr. Lowrey has an extensive background in solid-state IC memories and their development, debug and ramp-up to high-volume competitive production. He served as a process engineer and device engineer and in mid-level and senior-level management positions at Micron Technology, a Fortune 500 memory producer. While at Micron, he was Vice President-Chief Technical Officer and Vice President-Chief Operating Officer as well as a director and Vice Chairman of Micron's board of directors. As part of the Company's joint development programs with the Company's licensees, Mr. Lowrey assists to evaluate, debug and optimize the processes, materials, devices and cell structures – with particular attention to processes and electrical characterizations. Mr. Lowrey is presently on the Board of Directors of Litel Corp.

**Sergey Kostylev** was born in Dnepropetrovsk, Ukraine. Received B.S. and M.S. in physics and mathematics and Ph.D. in physics of semiconductors and insulators (PSI) from Dnepropetrovsk state university, Ukraine in 1959 and 1966 respectively and Doctor of Science in PSI from Moscow Institute of Radio-electronics and Engineering of Academy of Sciences of USSR and the Highest Qualifying Commission of USSR in 1982.

**1959-1965**; Dnepropetrovsk University, Dnepropetrovsk, Ukraine. Research associate, Assistant professor. Flat solid-state image amplifier and TV-screen. Deposition of sublimed films of ZnS: Mn. Structure, electrical properties and electroluminescence of sublimed ZnS:Mn films. **1965-1966** Hull University, UK. Research Associate. The role of

conductive inclusions in electroluminescent ZnS, ZnSe. **1966-1967** Dnepropetrovsk University, Ukraine, Associate Professor, Electroluminescence in Crystals and Thin-Films of II-VI Semiconductors. Intervalley scattering in GaAs. **1967-1991** Institute of Technical Mechanics of the Academy of Sciences of Ukraine, Dnepropetrovsk. Head of the Department of Semiconductor Electronics. Principal investigator for more than 20 projects in fundamental and applied physics of electronic instabilities in a media with a bulk N- and S-type Negative Differential Conductivity (NDC). **1970-1971** Virginia Polytechnic Institute and State University, VA, USA, Wayne State University, Detroit, MI, USA. Research Associate. Modes of switching in chalcogenide Ovonic Threshold Switch (OTS) and other materials; intervalley transfer in GaSb. **1991 -1999** Energy Conversion Devices, Inc., Troy, MI, USA, Senior Research Scientist; Development of Chalcogenide High-Speed Multistate Ovonic EEPROM. **1999 to present time** Ovonyx, Inc, Rochester Hills, MI, USA. Principal Research Scientist. Development and optimization of Ovonic Unified Memory (OUM) and OTS. Published (in co authorship) **3 books** (on electrical switching in amorphous semiconductors, on Gunn-effect devices and on interlayer interaction in multilayered structures with S- and N-type NDC), more than 200 papers and patents.