

# Low-Power Switching in Phase Change Memory using SnTe/Sb<sub>2</sub>Te<sub>3</sub> Superlattice Film

Susumu Soeya<sup>1</sup>, Takahiro Odaka<sup>1</sup>, Takahiro Morikawa<sup>1</sup>, Toshimichi Shintani<sup>1</sup>, and Junji Tominaga<sup>2</sup>

Collaborative Research Team Green Nanoelectronics Center  
National Institute of Advanced Industrial Science and Technology

<sup>1</sup>West 7A, 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan

<sup>2</sup>Tsukuba Central 4, 1-1-1 Higashi, Tsukuba, Ibaraki 305-8562, Japan

susumu-soeya@aist.go.jp

## ABSTRACT

SnTe/Sb<sub>2</sub>Te<sub>3</sub> superlattice material is proposed to achieve low-power switching for phase-change memories. GeTe in well-known GeTe/Sb<sub>2</sub>Te<sub>3</sub> superlattice material was replaced with SnTe. XRD data showed the SnTe(111), SnTe(222), and Sb<sub>2</sub>Te<sub>3</sub>(00x) (x=3, 6, 15) peaks, although the SnSbTe-alloy peaks were greatly dominant. The consumed power for reset was approximately 1/10 – 1/15 compared with that of a Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> device, and which was also almost equal to or lower than that of a GeTe/Sb<sub>2</sub>Te<sub>3</sub> superlattice device. The endurance of about 10<sup>5</sup> times was confirmed.

**Key words:** phase-change memory, superlattice phase-change film, interfacial phase-change memory, SnTe/Sb<sub>2</sub>Te<sub>3</sub>

## 1. INTRODUCTION

A phase-change random access memory is expected to be the next generation non-volatile solid-state memory<sup>1</sup>. One of the problems to overcome for a phase-change memory, however, is the reduction of consumed power for resistance switching. Recently “interfacial phase-change memory” (iPCM) with the superlattice (SL) structure has been proposed to suppress the switching power drastically<sup>2</sup>. In a GeTe(111)/Sb<sub>2</sub>Te<sub>3</sub>(001) SL film, Ge atoms reversibly switch between octahedral and tetrahedral sites depending on the applied voltages and/or currents. This mechanism has been confirmed with both experiment<sup>2</sup> and theoretical first principle calculation<sup>3</sup>. This type of iPCM must be candidate for next-generation non-volatile memory.

This paper proposes another SL material “SnTe/Sb<sub>2</sub>Te<sub>3</sub>” for low-power switching of a phase-change memory. The experimental results on this material are reported. The perspectives on this material are also discussed.

## 2. EXPERIMENT

The film structure was as follows: substrate / Sb<sub>2</sub>Te<sub>3</sub>(10 nm) / [SnTe (1 nm) / Sb<sub>2</sub>Te<sub>3</sub> (4 nm)]<sub>9</sub> / W(50 nm). The structure of the substrate is described in reference 4. All the films were deposited by sputtering. The substrate temperatures of the chalcogenide films were 200°C. The top W(50 nm) electrode was sputtered at room temperature. XRD analysis was carried out to identify the phases of the sputtered film.

## 3. RESULTS AND DISCUSSIONS

XRD data of the above-mentioned film is shown in Fig. 1. This data shows the SnTe(111), SnTe(222), and Sb<sub>2</sub>Te<sub>3</sub>(00x) (x=3, 6, 15) peaks with the SnSbTe-alloy peaks. The SnSbTe-alloy was dominantly formed in this film. Figure 2 shows the measurement results on the dynamic voltage, the dynamic current, and the read resistance of the SnTe/Sb<sub>2</sub>Te<sub>3</sub> device. Figure 2(b) shows the two-step change in resistance. This might be due to the low-quality film with the alloy phase. In this two-step change, we cannot define which should be the reset. If we define two reset powers P<sub>rst1</sub> and P<sub>rst2</sub> (P<sub>rst1</sub> < P<sub>rst2</sub>), this data reveals P<sub>rst1</sub> = 2.4 mW and P<sub>rst2</sub> = 3.6 mW, while the reset powers of Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> and GeTe/Sb<sub>2</sub>Te<sub>3</sub> devices were 36 mW and 3.6 mW, respectively. Therefore, the consumed power of SnTe/Sb<sub>2</sub>Te<sub>3</sub> was demonstrated to be about 1/10 – 1/15 compared with that of Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub>, and to be almost equal to or lower than that of GeTe/Sb<sub>2</sub>Te<sub>3</sub>. Figure 3 shows the data on endurance of SnTe/Sb<sub>2</sub>Te<sub>3</sub> device. At least 10<sup>5</sup> cycles were confirmed although the resistance fluctuation was observed during the 10<sup>3</sup> – 10<sup>4</sup> cycles which recovered again.

The mechanism of low-power switching in this film is not clear. The same mechanism as GeTe/Sb<sub>2</sub>Te<sub>3</sub> might work<sup>2,3</sup>, i.e., Sn switching considering the following two matters; (1) Both GeTe and SnTe have the same NaCl-type crystalline structures, which grow in their [111] directions on Sb<sub>2</sub>Te<sub>3</sub>(001) in the SL. (2) Sn is reported to increase the mobility of atoms in Sn-doped GST<sup>5</sup>. The resistance fluctuation in the endurance remains as a problem to be solved. This must be due to the poor-quality film (Fig. 1). The amount of the alloy phase is considered to be reduced by decreasing the substrate temperature because the crystallization temperature of SnTe is lower than room temperature. The further lower-power switching is expected to be obtained in such an improved film, i.e., in a higher-quality film.

#### 4. CONCLUSION

The low-power resistance switching was demonstrated with SnTe/Sb<sub>2</sub>Te<sub>3</sub> superlattice film, which was about 1/10 – 1/15 lower than that of Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub>. The endurance was confirmed to be higher than 10<sup>5</sup> times.

#### ACKNOWLEDGEMENT

This research is granted by the Japan Society for the Promotion of Science (JSPS) through the “Funding Program for World-Leading Innovative R&D on Science and Technology (FIRST Program),” initiated by the Council for Science and Technology Policy (CSTP).

#### REFERENCES

1. G. W. Burr et al, J. Vac. Sci, Technol. **B 28(2)** (2010) 233.
2. R. E. Simpson et al, Nature Nanotechnology **6** (2011) 501.
3. J. Tominaga et al., Proceedings of E/PCOS 2010 (2010) 54.
4. T. Shintani et al, Proceedings of E/PCOS 2011 (2011) 110.
5. R. Kojima and N. Yamada, Jpn. J. Appl. Phys. **40** (2001) 5930.

#### Biographies

Susumu SOEYA: Researcher of Collaborative Research Team Green Nanoelectronics Center at National Institute of Advanced Industrial Science and Technology (AIST), Japan. He received M. S. (1990) in Waseda University, Japan. He joined Hitachi Research Laboratory, Hitachi, Ltd. in 1990, moved to Data Storage and Retrieval Systems Division in 1993 and to Central Research Laboratory in 1994. His research theme has consistently been the storage technology, mainly for large data capacity. He worked on magnetic materials of magnetic head and media for HDD. In 2011 he moved temporarily to AIST to engage in the Japanese national project “Funding Program for World-Leading Innovative R&D on Science and Technology (FIRST Program)”.




Fig. 3 Endurance of SnTe/Sb<sub>2</sub>Te<sub>3</sub> device.




Fig. 2 Electric properties of SnTe/Sb<sub>2</sub>Te<sub>3</sub> SL device. (a) Dynamic voltage and (b) dynamic current vs read resistance.