Scaling Technology and Reliability Aspects of a PRAM Cell for Storage Class Memory

D.H. Ahn, D.H. Kim, J.H. Park, S.L. Cho, H. Horii, S.W. Jung, J.H. Park, Zhe Wu, J.K. Ahn, Y.W. Park, J.U. Kim, J.M. Lee, S.W. Nam, H.K. Kang and E.S. Jung

Process Development Team, Semiconductor R&D Center, Samsung Electronics Co., Ltd. San #16, Banwol-Dong, Hwasung-City, Gyeonggi-Do 445-701, Korea Tel: 82-31-208-2928, Fax: 82-31-208-0699, E-mail: adh5281@samsung.com

ABSTRACT

This paper reviews the scaling technology and key reliability issues of associated with high performance and high density phase change random access memory (PRAM) as a promising candidate for storage class memory (SCM). SCM requires the properties of high read/write performances and superior reliabilities. However, it is restricted by peculiar properties of phase change memory cell such as trade-off relation between speed and data retention, cycling endurance failure by phase segregation and resistance drift phenomenon by structural relaxation of amorphous phase. In this paper, we first demonstrate a PRAM cell scalable to 10nm technology node and several suggestions to overcome the reliability issues are introduced with recent experimental results.